Memristors, initially introduced in the 1970s, have received increased attention upon successful synthesis in 2008. Considerable work has been done on modeling and applications in specific areas, however, very little is known on the potential of memristors for control applications. Being nanoscopic variable resistors, it is intuitive to think of using them as a variable gain. The main contribution of this paper is the development of a memristive analog gain control framework and theoretic foundation of a control strategy which can be implemented using this framework. Analog memristive controllers may find applications in control of large array of miniaturized devices where robust and adaptive control is needed due to parameter uncertainty and ageing issues.
I. INTRODUCTION
M EMRISTOR [1] , considered as the fourth basic circuit element, remained dormant for four decades until the accidental discovery of memristance in nanoscopic crossbar arrays by a group of HP researchers [2] . Memristor, an acronym for memory-resistor, has the capability of memorizing its history even after it is powered off. This property makes it a desirable candidate for designing high density non-volatile memory [3] . However, optimal design of such hardware architectures will require accurate knowledge of the nonlinear memristor dynamics. Hence, considerable effort has been channeled to mathematically model memristor dynamics (see [2] , [4] - [6] ). The memorizing ability of memristor has led researchers to think about its possible use in neuromorphic engineering. Memristors can be used to make dense neural synapses [7] which may find applications in neural networks [8] , character recognition [9] , emulating evolutionary learning (like that of Amoeba [10] ).
Memristor is slowly attracting the attention of the control community. Two broad areas have received attention: 1) Control of memristive systems. This include works reported in [11] , [12] give detailed insight into modeling and control of memristive systems in Port-Hamiltonian framework while state-of-the-art work may include [13] which studies global stability of memristive neural networks. 2) Control using memristive systems. The very first work in this genre was reported in [14] where the author derived the describing function of a memristor which can be used to study the existence of undesirable limit cycles (i.e., sustained oscillations) in a closed loop system consisting of memristive controller and linear plant. Another line of work Manuscript received February 07, 2014; revised June 02, 2014 and July 23, 2014; accepted September 01, 2014. Date of publication October 16, 2014 ; date of current version January 06, 2015. This paper was recommended by Associate Editor C. Fernando.
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Digital Object Identifier 10.1109/TCSI.2014.2359715 may include [15] , [16] which uses memristor as a passive element to inject variable damping thus ensuring better transient response. In this paper we lay the groundwork to use memristor as an analog gain control (AGC) element for robust-adaptive control of miniaturized systems. Why "Analog Memristive Controller"?: Several applications needs controlling an array of miniaturized devices. Such devices demands robust-adaptive control due to parameter uncertainty (caused by design errors) and time varying nature (caused by ageing effect). Robust-adaptive control algorithms found in literature are so complex that they require microcontroller for implementation. This poses scalability and integration issues [17, p. 190 ] because microcontroller in itself is a complicated device. The motive of this work is two fold: 1) Invoke a thought provoking question: "Can modern control laws (like robust-adaptive control) be implemented using analog circuits?" 1 2) Suggest memristor as an AGC element 2 for implementing robust-adaptive control.
The paper is organized as follows. We begin our study by gaining basic understanding of memristor in Section II. A generic gain control architecture using memristor is proposed in Section III. Section IV discusses a robust-adaptive control strategy which can be implemented in an analog framework. Section V deals with designing an analog controller for a miniaturized setup by using results from Section III and IV.
Remark 1: The work presented in this paper is a concise version of [19] which can be referred for further details.
II. MEMRISTOR PRELIMINARIES
Chua [1] postulated the existence of memristor as a missing link in the formulation of electromagnetism. Such an element will link charge and flux , i.e., . Differentiating this relation using chain rule and applying Lenz's Law yields (1) suggesting that the element will act like a charge controlled variable resistor with as the variable resistance (also referred to as memristance). This device has non-volatile memory ( [1] , [4] ) and is hence called memristor. Memristive systems [20] are generalization of memristor with state space representation,
where are the internal state variables, is the input current, is the output voltage, is the memristance. Memristor 1 A microcontroller may be used to control an array of miniaturized devices by using time multiplexing in which case the microcontroller will face severe computational load. Ideas like "event-based control" are explored these days which promises to reduce the computational load. The motive of this work is not to challenge an existing idea but propose an alternative one. 2 CMOS based hybrid circuits like that proposed in [18] can also act like variable gain control element. However memristors are much smaller (found below 10 nm) than such hybrid circuits and hence ensures better scalability. reported by HP Labs in [2] is essentially a memristive system with the following state space representation,
It consists of two layers: an undoped region of oxygen-rich and doped region of oxygen-deficient . Doped region has channel length and low resistance while undoped region has channel length and high resistance. These regions form a series resistance as shown in Fig. 1(b) . and are the effective resistances when and respectively with . is the ion mobility. When external bias is applied, the boundary between the two regions drift. This drift is slower near the boundaries, i.e., as or . This nature is captured in [4] , [5] using window function . A close investigation of various proposed models [2] , [4] - [6] reveal two important facts: 1)
is approximately 1, except near the boundaries. 2) Boundary dynamics of memristor is highly non-linear and still a matter of debate. Hence the region , , where is the safe zone in which memristor dynamics can be approximated as (4) , , , , . Superscript "S" means "safe." In (4) we define such that when . Then when . Hence (4) is valid when . From now on, the following conventions will be used: 1) Memristor would mean a HP memristor operating in safe zone. Memristor dynamics is governed by (4). 2) The schematic symbol of the memristor shown in Fig. 1(a) will be used. Conventionally, resistance of memristor decreases as the current enters into the port marked "+." 3) HP memristor parameters: , , ,
. Considering Joglekar Window Function (see [4] ) with , the safe zone is marked by and in which . This gives: , , , . These parameters will used for design purposes.
III. ANALOG GAIN CONTROL FRAMEWORK
In this section we design a AGC circuit whose input-output relation is governed by the following equation,
We assume that . This is basically a variable gain proportional controller with output voltage , error voltage and are the inputs. , and are the outputs. and are zone indicating voltages. , , . is obtained by simulating the circuit show in Fig. 2 . The is obtained by numerically solving (5) . In both cases we use and shown in Fig. 3 (a) and Fig. 3 (b) respectively as inputs. and variable gain . is controlled by control voltage . determines the sensitivity of on . We assume and are band limited, i.e.-the maximum frequency component of and are and respectively. Knowledge of and is assumed. The proposed circuit is shown in Fig. 2 . We assume the availability of positive and negative power supply and . All op-amps are powered by and . Claim 1: The proposed circuit shown in Fig. 2 . is an approximate analog realization of (5) provided: 1) Electrical components in Fig. 2 . are ideal. Also for MOSFET's, threshold voltage .
2) 3)
We understand the working of the proposed circuit by studying its four distinct blocks and in the process prove the above claim. The output response of each block for a given input, and , is shown in Fig. 3 . It should be noted that the tuning rules proposed in the claim are only one such set of values which will make the circuit follow (5).
Remark 2: Substrate of all NMOS and PMOS are connected to and respectively. In state, 3 voltages between to will pass through 4 NMOS and voltages between to will pass through PMOS. If , any voltage between to will pass through NMOS and PMOS when they are in state.
A. Memristor Gain Block
The key idea of this block has been adapted from [21] . and are inputs to this block while is the output. For now we assume (details discussed in Section III-D). Current through memristor is From (4), resistance of the memristor is given by . Differentiating this relation we get, . Hence voltage is given by (6) Note that for , the minimum component frequency of is greater than (refer [19] ). Also note that is an integrator with input and output . As integrator is a low pass filter, the effect of high frequency component on is negligible compared to . Hence (6) can be modified as (7) and . Note is the modulated form of the desired output with gain . Remark 3:
is the variable gain. According to (5), should not effect . Without modulating , the effect of on would not have been negligible.
B. High Pass Filter (HPF)
The role of HPF is to offer negligible attenuation to and high attenuation to thereby ensuring that the envelope detector can recover the desired output.
Note that is basically the integral of . Since integration is a linear operation it does not do frequency translation. Hence the component frequencies of and are same. Let and denote the minimum component frequency of and maximum component frequency of respectively. We have the following relations (refer [19] ),
For the choice of and made in Claim 1, attenuation offered to is approximately 0 dB and that offered to is greater than or equal to 20 dB (refer [19] ). Since the HPF offers high attenuation to the maximum frequency component of it will offer higher attenuation to its lower frequency. Opposite is true for . Hence, passes through the filter while gets suppressed. As HPF is in inverting mode, . 3 In our context, a NMOS and a PMOS is said to be in state when its gate voltage is and respectively. 4 A voltage is said to pass through a MOSFET if the exact voltage applied at its source (drain) terminal appears at its drain (source) terminal.
C. Envelope Detector
The input to this block is . Similar to amplitude modulation (AM), here is the carrier and is the signal to be recovered. We use a polarity sensitive envelope detector as can be both positive or negative. The key idea used here is that the polarity of and is same since . Hence we detect the positive peaks of when is positive by keeping and . When is negative, negative peaks of are detected by keeping and . Remaining working of the envelope detector is similar to a conventional diode-based envelope detector. Effective envelope detection using diode based envelope detector requires (refer [19] ):
1) for effective signal modulation.
2)
for low ripple content in output.
3)
for effective envelope tracking. The proposed tuning rule satisfies these conditions. For AM, carrier frequency is usually 100 times the signal frequency. Unlike AM, we choose a multiplying factor of 1000 to reduce the ripple factor to 0.72% which otherwise would have been 7.2% (refer [19] ). The output of the envelope detector is and the final output of the circuit can be written as (9) where . Comparing (5) and (9) we see that and
where . is tuned to get the desired range of gain while is a free parameter which can be tuned according to the needs.
D. Charge Saturator Block
This block limits the memristor to work in its safe zone hence ensuring validity of (4) . Recall that in the safe zone and . We assume that integrator voltage when (or ). Then in the safe zone and are related as (refer [19] ), (10) In (10), if (or ), . Hence, when memristor is in its safe zone. In Fig. 2 comparator and are used to compare to know if the memristor is in safe zone. Note that: 1) Reference voltage of comparator and is and voltage (across capacitor ) respectively. is set to by Synchronization Block (refer Section III-E). 2) In Fig. 2 
E. Synchronization Block
Operation of charge saturator block assumes that: 1) when (or ). 2) Voltage across capacitor equals . This block ensures that these two conditions are met and thereby guarantees that the memristor and the integrator in Fig. 2 are in "synchronization." Synchronization block is shown in Fig. 4(a) . In Fig. 4(a) , the op-amp with the memristor, the integrator and capacitor are indeed part of the circuit shown in Fig. 2 . Such a change in circuit connection is possible using appropriate switching circuitry. This block operates in two modes:
Preset Mode: We first ensure that , when . In this mode switch and are and switch and are
. When is closed the residual charge in capacitor will get neutralized thus ensuring . Next we make . Note that and . If then . Hence the path ADBC of Wheatstone Bridge arrangement will be active making the current flow from to terminal of the memristor. This will increase till . If the path ABDC is active making decrease till . Online Calibration 5 : Immediately after preset mode is complete, and are switched and and are switched . Now, and . In this step as always. Path ABDC will be active driving to . As is given as an input to the integrator, capacitor will also get charged. Note that 5 If we tune and s.t. , when memristor is in safe zone. Then we can directly use power supply as the reference voltage for comparator . This will eliminate the need of capacitor and "online calibration." However if (due to tuning error), this approach may drive the memristor to non-safe zone. in this step memristor will work in safe zone. Also when (ensured by preset mode). Hence relation between and will be governed by (10) . When gets equalized to , , thereby making . Each of the modes operate for a predefined time. The resistors and hence the voltages and may get equalized before the predefined time after which will switch rapidly (refer [19] for details). Various graphs corresponding to synchronization process are shown in Fig. 4(b) , (c), (d), and (e).
To conclude, in this section we designed an analog gain control framework using memristor. Schematic of memristive AGC is shown in Fig. 2 whose circuit parameters can be tuned using Claim 1. The memristive AGC designed in this work is "generic" in the sense that it can be used to implement several gain-scheduled control algorithms.
IV. CONTROL STRATEGY
"Simplicity" is the key aspect of any control algorithm to be implementable in analog framework as we do not have the flexibility of "coding." Robust adaptive control algorithms found in literature cannot be implemented in an analog framework due to their complexity. Here we propose a novel gain-scheduled robust adaptive control algorithm which can be easily implemented using memristive AGC discussed in Section III. We prove the stability of the proposed algorithm using Lyapunovlike method in Section IV-A.
Notations: The notions and notations used in this paper are quite standard and can be found in [22] . and denotes the set of positive real numbers and the n-dimensional real space respectively. represents identity matrix of appropriate dimension.
is the absolute value operator. represents a null set. The bold face symbols and represent the set of all symmetric matrices and positive definite symmetric matrices respectively.
represents the infimum (supremum) of a set. For a matrix , and denotes the minimum and maximum eigenvalue of respectively. implies is positive semi-definite while implies is positive definite. The Euclidean norm of a vector and the induced spectral norm of a matrix is denoted by . The operator when applied on sets implies the cartesian product of the sets.
implies the convex hull of set .
A. Reflective Gain Space Search (RGS)
Consider a single-input single output (SISO) uncertain linear time variant (LTV) system with states , input and output described by the following state space representation
The output matrix . We impose the following mild assumptions: 1) The order of the system is known.
2) The variation of and due to parameter uncertainty and time variation is bounded, i.e., belongs to a bounded set . is assumed to be a connected set. and are not known but knowledge of is assumed. 3) and . and are known. 4) Let s.t. , and either or . This choice of and is explained in Section IV-B. Our aim is to regulate the output around the operating point . Conventional set-point control consist of a bias term plus the regulation control input , i.e., . Here we assume that is designed s.t. is the equilibrium point and concentrate on the synthesis of . Without loss of generality we consider , i.e., is the equilibrium point. As we are dealing with a linear system the same analysis is valid for . The controller structure is, , where is the variable gain s.t.
. Let be the Lyapunov candidate function 6 with . Then RGS is as simple as (12) where and is a hysteresis function shown in Fig. 5(a) . Working of RGS can be explained as:
1) RGS finds the stabilizing gain, 7 i.e., the gain which renders ( in a more strict sense), by reflecting back and forth between . RGS is said to be in "scan mode" when it is scanning for the stabilizing gain. It goes to "rest mode" when stabilizing gain is found. RGS Scan Cycle is clearly depicted in the first six images of Fig. 5(b) . 2) RGS uses as stability indicator. is found by differentiating which in turn is calculated using . The states are obtained differentiating the output times.
3) Scan mode is triggered when [refer Fig.  5(a) ]. Scan mode is associated with a scan time of , i.e., time taken to scan from to . Hence, . The value of is 1 when gain space is searched from to and 1 otherwise. Scan mode operates till . 4) Rest mode is triggered when . In this mode , i.e., the stabilizing gain is held constant. Rest mode operates till . 5) During the process of finding a stabilizing gain, LTV system may expand ( increases) in scan mode and will contract ( decreases) in rest mode. RGS ensures that even in the worst case, contraction is always dominant over expansion, guaranteeing stability. Stabilizing gain set for a given and at time is defined as Lemma 1: If then under Assumption 3, if . 6 Use of time invariant Lyapunov candidate function to analyze stability of LTV systems has been used in [23, Ch. 5, 7]. 7 The term "stabilizing gain" has been slightly misused. Stability of LTV system cannot be assured even if the closed loop system matrix, , has negative real eigen part for all (refer [24] ). Proof: This lemma basically means that stabilizing gain set will drift. If the stabilizing gain set is drifting then there will be an intersection between stabilizing gain sets at time and if is small. Drifting is obvious under Assumption 3 however a more formal proof appears in Appendix A of [19] .
Concept of "drifting" is clearly depicted in the last three images of Fig. 5(b) . Notice that at the stabilizing gain set is almost found. Two possible cases are shown in Fig. 5(b) for where . In the first case the stabilizing gain set is drifting while in the other case the stabilizing gain set jumps. In the first case the stabilizing gain is found and RGS goes to rest mode. In the second case RGS will just miss the stabilizing gain set. Hence if the stabilizing gain set keeps jumping, the scan mode may never end. As mentioned in Lemma 1, stabilizing set never jumps if Assumption 3 is valid. Therefore Lemma 1 is important to guarantee an upper bound on the time period of scan mode from which we get the following lemma.
Lemma 2: If then under Assumption 3, the maximum time period of scan mode is . Proof: It is a direct consequence of Lemma 1. The worst case time period of happens only in two cases. Both the cases are shown in Fig. 5(c) .
Theorem 1: LTV system characterized by (11) and set is stable under RGS control law proposed in (12) (14) where and . Definitely, as it is a sum of the matrix and its transpose . Note that and . When , stability is obvious as according to inequality (14) , and
. As for any , system is stable even if scanning is infinitely slow, i.e., scan time . This is in accordance with [C2]. We now consider the case when . Say at time , and the system goes to scan mode to search for a stabilizing gain. From inequality (14) we have, (15) We want to find the maximum possible increase in in the scan mode. If [C1] is true then the stabilizing gain set . Hence using Lemma 2, the maximum period of scan mode is . Let and at the end of scan mode. Maximum expansion in is obtained by integrating inequality (15) from to (16) where is the worst case expansion factor. The end of scan mode implies that a stabilizing gain is found, i.e., at , [refer Fig. 5(a) ], and the rest mode starts. Here it is important to note the relation between and [refer (13) ].
[C1] assures that at a gain can be found s.t. (17) Comparing inequality (17) with Fig. 5(a) we get . Let be the duration of rest mode. We want to find the minimum possible decrease in in rest mode before it again goes back to scan mode. Again, (18) . As for ( in rest mode), can be expanded as (19) where and . Taking norm on both side of (19) where and . Note that . Also for all . Getting back to (18) we have (21) To find the minimum possible value of we can substitute in inequality (21) . This gives,
Hence, . Let at the end of rest mode. We integrate inequality (21) from to to find the minimum possible contraction in rest mode, (23) where is the worst case contraction factor. Using inequality (16) and (23) we get (24) where . If , there will be an overall decrease in in a rest-scan cycle. can be assured if 9 (25) Now we want to prove that inequality (25) ensures that (and hence ) as . Before proceeding forward, please note: 1) Theoretically predictable duration of a rest-scan cycle is . 2) is a conservative estimate of the duration of a rest-scan cycle. Hence it may happen that the rest mode lasts for a longer time leading to unpredictable contraction. This is clearly shown in Fig. 6 . Now we want to put an upper bound on . Say we want to upper bound in any one blue dots shown in Fig. 6 , i.e., in the green zones. This can be done as follows: (26) where at and is the number of complete rest-scan cycle 10 before time . In inequality (26) , is the predictable contraction factor contributed by the red zones in Fig. 6 and the last term is the unpredictable contraction factor contributed by the green zones in Fig. 6 . Note that in green zones all we can assure is that, , which when integrated yields the last term of inequality (26) . Now we want to upper bound in one of the red dots shown in Fig. 6 which can be done as (27) In inequality (27) , the operator . Inequality (27) resembles (26) except that in this case the system may be in scan mode leading to the extra expansion factor in the expression. There is an extra in the last term to deduct 9 Inequality (25) is used to upper bound when . To generalize we can replace with to account for the case when . 10 Without additional knowledge of system dynamics, is not predictable.
the predictable time of the current rest-scan cycle. Among inequality (26) and (27), (27) is definitely the worst case upper bound on . From inequality (27) it is clear that if then, as . This completes the proof of Theorem 1.
Remark 4: From inequality (27) convergence is better if is small. According to inequality (24), decreases as (or ) increases and decreases. The effect of on is more involved. In inequality (27) , if increases then increases (refer inequality (24) ). Thus predictable contraction decreases (due to large ) but unpredictable contraction increases (due to large ). Hence can be neither too high nor too low.
Remark 5: Note that RGS strategy doesn't impose any theoretical limit on the rate of variation, and , of LTV system. This is perhaps one of the novelties of RGS.
Remark 6 (RGS for LTI Systems): For uncertain LTI systems, Theorem 1 will have [C1] without any change. However, [C2] will no longer impose an upper bound on but will just demand a finite non-zero value. This will ensure that a stabilizing gain is found within a finite time period of .
B. Bilinear Matrix Inequality(BMI) Optimization Problem
Foundation of RGS is based on the validity of [C1] for a given uncertain LTV/LTI system. We pose a BMI optimization problem to check the validity of [C1] and in the process find the value of and needed for implementing RGS.
We start our discussion by formally defining the set . Let and be functions of independent physical parameters , i.e., . is time varying and at every time instant is also associated with a uncertainty set because of parameter uncertainty. We assume that every physical parameter is bounded, i.e., . Then , where a -dimensional hypercube. We assume no knowledge of the time variation of , i.e., , but we assume the knowledge of . Then is the image of under the transformation , i.e., where and . At this point we would be interested in formulating [C1] as an optimization problem. With a slight misuse of variable we can state the following problem.
Problem 1: [C1] holds if and only if the optimal value of the problem with the design variables , and is negative. Note the use of instead of in Problem 1. It is to signify that we do not need a common gain for all . Perhaps we can have separate gains for every satisfying Problem 1 and the RGS strategy described in Section IV-A will search for it. However the optimization problem described in Problem 1 is semi-infinite 11 and hence is not computationally tractable. We will now pose Problem 1 as a finite optimization problem.
We can always bound the compact set by a convex polytope. Define a polytope where 11 Semi-Infinite optimization problems are the ones with infinite constraints.
, are the vertices of the convex polytope s.t., if then . Then . Lemma 3: Under Assumption 4, if for a given and there exist a s.t.
then there exists a s.t.
Proof: We first define a matrix , the elements of which are 0 except the element which is 1. Also note that each can be written as a convex combination of the elements of the convex polytope . Mathematically, there exists scalars s.t.
where . Now,
Equation (28) is possible because owing to the special structure of and matrix. Using the inequality in (28) we have (29) Choosing in inequality (29) yields Now all we need to do is to prove that the chosen lies in the interval . We know that . Therefore under Assumption 4 12 . Also note that , the theoretically predictable contraction in a rest-scan cycle. The green zones shows the unpredictable rest modes.
Proof: The proof follows from Problem 1 and Lemma 3. Note that while Problem 1 is a necessary and sufficient condition, Theorem 2 is a sufficient condition. This is due to the fact that leading to some conservativeness in the optimization problem proposed in Theorem 2.
Theorem 2 is the classical BMI Eigenvalue Minimization Problem (BMI-EMP) in variables , and . We have used the works presented in [25] , [26] to design our algorithm for global minimization of BMI-EMP. We skip the details for brevity for which the readers may refer [19] .
Remark 7: Theorem 2 poses an optimization problem with , and as inputs and , and as outputs. But and are not known. An initial estimate of and is obtained by using Routh-Hurwitz criteria 13 for each . Let be the output of the optimization problem with this initial estimate. Let and . Definitely, and .
Hence and is a better bound of the RGS gain set. Such an estimate will reduce the RGS gain set, i.e., , without compromising the convergence coefficient (refer [19] for details).
We now give a bound on (defined in Theorem 1). It is not possible to calculate with the formula given in Theorem 1 as it will involve search over the dense set . Define a set Let . As it is obvious that, ( defined in Theorem 1). Therefore, . It can be shown that for a scalar gain and the specific structure of and (refer (11)), is compact convex set (refer [19] for details). Also is a convex function for all . It is well known that global maxima of a convex function over a convex compact set only occurs at some extreme points of the set (refer [28] ). Thus maximizing over reduces to maximizing over where is the set of vertices of . This leads to the following formula (30) Inequality (30) gives an estimate of by upper bounding it. V. EXAMPLE Parallel plate electrostatic actuator (PPA) shown in Fig. 7(a) forms a vital component of several miniaturized systems. We perform regulatory control of PPA to show effectiveness of the proposed analog architecture and RGS strategy. PPAs are nonlinear [17, p.183 ] but since we consider only regulatory control, we use the following linearized model,
where is the displacement from the operating point . Plant output is the moving plate position . Plant input is . Comparing with RGS theory, , the bias voltage to maintain as the operating point and , the regulation voltage supplied by the memristive AGC. Plant parameter includes spring constant , damping coefficient , moving plate mass and area and respectively, permittivity and maximum plate gap . For
, the system has an unstable pole. We perform regulation around . The true plant parameters are: , , , . and are uncertain but lie in the set , . varies due to surrounding condition as where is the permittivity of vacuum. Spring loosening causes to decrease as . Now we will introduce the steps involved in implementing RGS in an analog framework. Please refer [19] for an elaborate discussion.
Step 1) (Identify ): is the uncertainty set of physical parameters first defined in Page 7. Define set and . Then the ordered pair . Note that here .
Step 2) (Find ): To do this we numerically map to and then use convex hull function to find a convex polytope s.t. . In this case consist of vertices. We explicitly do not mention the computed due to space constrains.
Step 3) (Compute , , , , Step 6) (Analog Design): Fig. 7 (b) and 7(c) combined shows the analog implementation of RGS. The error voltage is the plate position error, i.e., . The gain control voltage is controlled by the hysteresis block and the voltage toggler block. In rest mode thereby ensuring that the gain is constant (refer (9)). In scan mode , to scan from to and to scan from to (refer (9)). , the rate of change of gain, and hence the scan time can be set by tuning [refer Fig. 2 and (9)]. Setting ensures a scan time of . The hysteresis block is a conventional inverting Schmitt trigger. Tuning and ensures that the Schmitt trigger's output goes from to at and from to at . Due to the transistor arrangement in hysteresis block: 1) when . Therefore implies rest mode.
2)
when . It will be explained next that . Therefore implies scan mode. So we can conclude that the hysteresis block goes from rest mode to scan mode when and from scan mode to rest mode when . This is in accordance with the hysteresis shown in Fig. 5(a) .
, the output of the voltage toggler block, toggles between and . Recalling (9) , this will result in the gain of the memristive gain control block reflect between . We now explain the working of this block. Let and the zone indicating voltages (refer Fig. 2 ) . As , transistors and are . The voltage . Since , . This shows that the output of voltage toggler block is stable. As , memristor's resistance will decrease till [see (9) ] at which point and (refer Case 2 of Section III-D). will be momentarily making and hence driving to . Then will increase from , making and hence driving to state. When this occurs . As ,
. Similar momentary transition of to state will toggle from to when . Several plots corresponding to the regulatory performance of PPA under RGS strategy are shown in Fig. 7(d) , (e), and (f).
Remark 8: In this example is very low which may seem to challenge analog design. However, for all practical purposes it is not so. For the sake of simulation we choose a fictitious time variation of and which is quite fast compared to that found in nature. Therefore and are high (refer Step 4) resulting in a high and hence a low scan time (refer inequality (25)). In practice, time variation of a system caused by ageing effect and atmospheric variation is a slow process. Hence, will be much higher.
Remark 9: To control an array of miniaturized devices (say PPA) one can reduce the circuitry required by identifying the components of the circuit which can be common for the entire array. For example, synchronization block can be common for the entire array. Synchronization of each pair of coupled memristor gain block and integrator (refer Fig. 2 ) can be done in a time multiplexed manner. The oscillator shown in the circuit of Fig. 2 can also be common for the entire array.
VI. DISCUSSION
To the best of author's knowledge this paper is one of the first attempts towards understanding the use of memristor in control applications. A memristive variable gain architecture has been proposed. We then propose (and prove) RGS control strategy which can be implemented using this framework. Simplicity of RGS control strategy is demonstrated using an example. The extension of this work can take two courses.
From circuit standpoint one may try to design an analog circuit which mimics the circuit shown in Fig. 2 but with a lesser number of op-amps. Since the synthesis of memristor is still an engineering challenge, one may speculate regarding the use of variable CMOS resistors (refer [18] ) to implement the analog gain controller proposed in Section III.
Two milestones have to be addressed before RGS is practically feasible: 1) RGS needs information about the states which is obtained by differentiating the output times. But differentiation might amplify the noise. 2) RGS relies on the knowledge of which is obtained by performing using analog circuitry. Such an analog implementation would be easier if is sparse. Hence from control theoretic standpoint, addressing these two issues will be the first target of the authors. Latter point has been addressed in [29] . Extending RGS to SISO non-linear and in general MIMO systems would be the next step. It would also be interesting to explore other simple control strategies (like [30] ) which can be implemented in analog framework. ACKNOWLEDGMENT
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